Abstract. We describe a technique for verifying the control logic of pipelined microprocessors. It handles more complicated designs, and requires less human intervention, than existing methods. The technique automatically compares a pipelined implementation to an architectural description. The CPU time needed for verication is independent of the data path width, the register le size, and the number of ALU operations. Debugging information is automatically produced for incorrect processor designs. Much of the power of the method results from an ecient validity checker for a logic of uninterpreted functions with equality. Empirical results include the verication of a pipelined implementation of a subset of the DLX architecture.
Introduction
The design of high-performance processors is a very expensive and competitive enterprise. The speed with which a design can be completed is a crucial factor in determining its success in the marketplace. Concern about design errors is a major factor in design time. For example, each month of additional design time of the MIPS 4000 processor was estimated to cost $3-$8 million, and 27% of the design time was spent in \verication and test" [13] .
We believe that formal verication methods could eventually have a significant economic impact on microprocessor designs by providing faster methods for catching design errors, resulting in fewer design iterations and reduced simulation time. For maximum economic impact, a verication methodology should:
were veried were so simple that they were able to avoid central problems such as control complexity. There are more recent verication techniques [1, 17] that are much more automatic, but they have not been demonstrated on pipelined processors.
The verication of modern processors poses a special problem. The natural specication of a processor is the programmer-level functional model, called the instruction set architecture. Such a specication is essentially an operational description of a processor that executes each instruction separately, one cycle per instruction. The implementation, one the other hand, need not execute each instruction separately; several instruction might be executing simultaneously because of pipelining, etc. Formal verication requires proving that the specication and implementation are in a proper relationship, but that relationship is not necessarily easy to dene.
Recently, there have been successful eorts to verify pipelined processors using human-guided theorem-provers [11, 19, 20, 22] . However, in all of these cases, either the processor was extremely simple or a large amount of labor was required.
Although the examples we have attacked are still much simpler than current high-performance commercial processors, they are signicantly beyond the capabilities of automatic verication methods reported previously. The method is targeted towards errors in the microprocessor control, which, according to many designers, is where most of the bugs usually exist (datapaths are usually not considered dicult, except for oating point operations). Labor is minimized, since the procedure is automatic except for the development of the descriptions of the specication and implementation. When the implementation of the processor is incorrect, the method can produce a specic example showing how the specication is violated.
Since we wish to focus on the processor control, we assume that the combinational logic in the data path is correct. Under this assumption (which can be formally checked using existing techniques), the dierences between the specication and implementation behaviors are entirely in the timing of operations and the transfer of values. For example, when the specication stores the sum of two registers in a destination register, the implementation may place the result in a pipe register, and not write the result to its destination until after another instruction has begun executing.
The logic we have chosen is the quantier-free logic of uninterpreted functions and predicates with equality and propositional connectives. Uninterpreted functions are used to represent combinational ALUs, for example, without detailing their functionality. Propositional connectives and equality are used in describing control in the specication and the implementation, and in comparing them.
The validity problem for this logic is decidable. In practice, the complexity is dominated by handling Boolean connectives, just as with representations for propositional logic such as BDDs [2] . However, the additional expressiveness of our logic allows verication problems to be described at a higher level of abstraction than with propositional logic. As a result, there is a substantial reduction in the CPU time needed for verication.
Corella has also observed that uninterpreted functions and constants can be used to abstract away from the details of datapaths, in order to focus on control issues [9, 10] . He has a program for analyzing logical expressions which he has used for verifying a non-pipelined processor and a prefetch circuit. Although the details are not presented, his analysis procedure appears to be much less ecient than ours, and he does not address the problems of specifying pipelined processors.
Our method can be split into two phases. The rst phase compiles operational descriptions of the specication and implementation, then constructs a logical formula that is valid if and only if the implementation is correct with respect to the specication. The second phase is a decision procedure that checks whether the formula is valid. The next two sections describe these two phases. We then give experimental results and concluding remarks.
Correctness Criteria
The verication process begins with the user providing behavioral descriptions of an implementation and a specication. For processor verication, the specication describes how the programmer-visible parts of the processor state are updated when one instruction is executed every cycle. The implementation description should be at the highest level of abstraction that still exposes relevant design issues, such as pipelining.
Each description is automatically compiled into a transition function, which takes a state as its rst argument, the current inputs as its second argument, and returns the next state. The transition function is encoded as a vector of symbolic expressions with one entry for each state variable. Any HDL could be used for the descriptions, given an appropriate compiler. Our prototype verier used a simple HDL based on a small subset of Common LISP. The compiler translates behavioral descriptions into transition functions through a kind of symbolic simulation.
We write F Spec and F Impl to denote the transition function of the specication and the implementation, respectively. We require that the implementation and the specication have corresponding input wires. The processors we have veried have no explicit output wires since the memory was modeled as part of the processor and we did not model I/O. Almost all processors have an input setting that causes instructions already in the pipeline to continue execution while no new instructions are initiated. This is typically referred to as stalling the processor. If I Stall is an input combination that causes the processor to stall, then the function F Impl ( 1 ; I Stall ) represents the eect of stalling for one cycle. All instructions currently in the pipeline can be completed by stalling for a sucent number of cycles. This operation is called ushing the pipeline, and it is an important part of our verication method.
Intuitively, the verier should prove that if the implementation and specication start in any matching pair of states, then the result of executing any instruction will lead to a matching pair of states. The primary diculty with matching the implementation and specication is the presence of partially executed instructions in the pipeline. Various parts of the implementation state are updated at dierent stages of the execution of an instruction, so it is not necessarily possible to nd a point where the implementation state and the specication state can be compared easily. The verier solves this problem by simulating the eect of completing every instruction in the pipeline before doing the comparison. The natural way to complete every instruction is to ush the pipeline.
All of this is made more precise in gure 1. The implementation can be in an arbitrary state Q Impl (labeled \Old Impl State" in the gure). To complete the partially executed instructions in Q Impl , the pipeline is ushed, producing \Flushed Old Impl State". Then, all but the programmer-visible parts of the implementation state are stripped o (we dene the function proj for this purpose) to produce Q Spec , the \Old Spec State". Because of the way Q Spec is constructed from Q Impl , we say that Q Spec matches Q Impl . Let I be an arbitrary input combination to the pipeline (recall that the specication and the implementation are required to have corresponding input wires). Let Q 0 Impl = F Impl (Q Impl ; I ), the \New Impl State", and let Q 0 Spec = F Spec (Q Spec ; I ), the \New Spec State". We consider the implementation to satisfy the specication if and only if Q It is often convenient to use a slightly dierent (but equivalent) statement of our correctness criteria. In gure 1, there are two dierent paths from \Old Impl State" to \New Spec State". The path that involves F Impl ( 1 ; I ) is called the implementation side of the diagram; the path that involves F Spec ( 1 ; I ) is called the specication side. For each path, there is a corresponding function that is the composition of the functions labeling the arrows on the path. We say that the implementation satises the specication if and only if the function corresponding to the implementation side of the diagram is equal to the func-tion corresponding to the specication side of the diagram. More succinctly, the diagram must commute.
The reader may notice that gure 1 has the same form as commutative diagrams used with abstraction functions. In our case, the abstraction function represents the eect of ushing an implementation state and then applying the proj function. Typical verication methods require that there exist some abstraction function that makes the diagram commute. In contrast, we require that our specic abstraction function makes the diagram commute.
In some cases, it may be necessary during verication to restrict the set of \Old Impl States" considered in gure 1. In this case, an invariant could be provided (the invariant must be closed under the implementation transition function). All of the examples in this paper were proved correct without having to use an invariant.
Notice that the same input I is applied to both the implementation and the specication in gure 1. This is only appropriate in the simple case where the implementation requires exactly one cycle per instruction (once the pipeline is lled). If more than one cycle is sometimes required, then on the extra cycles it is necessary to apply I Stall to the inputs of the specication rather than I . An example of this is discussed in section 4.2.
Checking Correctness
As described above, to verify a processor we must check whether the two functions corresponding to the two sides of the diagram in gure 1 are equal. Each of the two functions can be represented by a vector of symbolic expressions. The vectors have one component for each programmer-visible state variable of the processor. These expressions can be computed eciently by symbolically simulating the behavioral descriptions of the implementation and the specication. The implementation is symbolically simulated several times to model the eect of ushing the pipeline.
Let hs 1 ; . . . ; s n i and ht 1 ; . . . ; t n i be vectors of expressions. To verify that the functions they represent are equal, we must check whether each formula s k = t k is valid, for 1 k n. Before describing our algorithm for this, we dene the logic we use to encode the formulas.
Uninterpreted Functions with Equality
Many quantier-free logics that include uninterpreted functions and equality have been studied. Unlike most of those logics [18, 21] , ours does not include addition or any arithmetical relations. For our application of verifying microprocessor control, there does not appear to be any need to have arithmetic built into the logic (although the ability to declare certain uninterpreted functions to be associative and/or commutative would be useful).
We begin by describing a subset of the logic we use. This subset has the following abstract syntax (where ite denotes the if-then-else operator):
hformulai ::= ite(hformulai; hformulai; hformulai) j (htermi = htermi) j hpredicate symboli(htermi; . . . ; htermi) j hpropositional variablei j true j false htermi ::= ite(hformulai; htermi; htermi) j hfunction symboli(htermi; . . . ; htermi) j hterm variablei:
Notice that the ite operator can be used to construct both formulas and terms. We included ite as a primitive because it simplies our case-splitting heuristics and because it allows for ecient construction of transition functions without introducing auxiliary variables.
There is no explicit quantication in the logic. Also, we do not require specic interpretations for function symbols and predicate symbols. A formula is valid if and only if it is true for all interpretations of variables, function symbols and predicate symbols.
Although the ite operator, together with the constants true and false, is adequate for constructing all Boolean operations, we also include logical negation and disjunction as primitives in our decision procedure. This simplies the rewrite rules used to reduce our formulas, especially rules involving associativity and commutativity of disjunction.
Verifying a processor usually requires reasoning about stores such as a register le or main memory. We model stores as having an unbounded address space. If a processor design satises our correctness criteria in this case, then it is correct for any nite register le or memory. If certain conventions are followed, the above logic is adequate for reasoning about stores. However, we found it more ecient to add two primitives, read and write, for manipulating stores. These primitives are essentially the same as the select and store operators used by Nelson and Oppen [18] . If regle is a variable representing the initial state of a register le, then write(regle; addr; data) represents the store that results from writing the value data into address addr of regle. The value at address addr in the original state of the register le is denoted by read(regle; addr):
Any expression that denotes a store, whether it is constructed using variables, write's or ite's, can be used as the rst argument of a read or a write operation.
Validity Checking Algorithm
Pseudo-code for a simplied version of our decision procedure for checking validity, along with a description of its basic operation, is given in gure 2. This procedure is still preliminary and may be improved further, so we will just sketch the main ideas behind it.
Our decision procedure diers in several respects from earlier work [18, 21] . Arithmetic is not a source of complexity for our algorithm, since it is not included in our logic. In our applications, the potentially complex Boolean structure of the formulas we check is the primary bottleneck. Thus, we have concentrated on handling Boolean structure eciently in practice.
Another dierence is that we are careful to represent formulas as directed acyclic graphs (DAGs) with no distinct isomorphic subgraphs. For this to reduce the time complexity of the validity checker, it is necessary to memoize (cache) intermediate results. As shown in gure 2, the caching scheme is more complicated than in standard BDD algorithms [2] because formulas must be cached relative to a set of assumptions.
The nal major dierence between our algorithm and previous work is that we do not require formulas to be rewritten into a Boolean combination of atomic formulas. For example, formulas of the form e 1 = e 2 , where e 1 and e 2 may contain an arbitrary number of ite operators, are checked directly without rst being rewritten.
Detlefs and Nelson [12] have recently developed a new decision procedure based on a conjunctive normal form representation that appears to be ecient in practice. We have not yet been able to do a thorough comparison, however.
As check does recursive case analysis on the formula p, it accumulates a set of assumptions A that is used as an argument to deeper recursive calls (see gure 2). This set of assumptions must not become inconsistent. To avoid such inconsistency, we require that if p 0 is the rst result of simplify(p; A 0 ), then neither choose splitting formula(p 0 ) nor its negation is logically implied by A 0 . We call this the consistency requirement on simplify and choose splitting formula. Maintaining the consistency requirement is made easier by restricting the procedure choose splitting formula to return only atomic formulas (formulas containing no ite, or, not or write operations).
As written in gure 2, our algorithm is indistinguishable from a propositional tautology checker. Dealing with uninterpreted functions and equality is not done in the top level algorithm. Instead, it is done in the simplify routine. For example, given the assumptions e 1 = e 2 and e 2 = e 3 , it must be possible to simplify the formula e 1 6 = e 3 to false; otherwise, the consistency requirement would not be maintained. As a result, simplify and associated routines require a large fraction of the code in our verier.
In spite of the consistency requirement, there is signicant latitude in how aggressively formulas are simplied. It may seem best to do as much simplication as possible, but our experiments indicate otherwise. We see two reasons for this. If simplify does the minimal amount of simplication necessary to meet the consistency requirement, then it may use less CPU time than a more aggres- The procedure check terminates successfully if the formula p is logically implied by the set of assumptions A; otherwise, it terminates unsuccessfully. Not all of the assumptions in A need be relevant in implying p; when check terminates successfully it returns those assumptions that were actually used. The set of assumptions used need not be one of the minimal subsets of A that implies p. Checking whether p is valid is done by letting A be the emptyset. Initially, the global lookup table cache returns the emptyset for every formula p. Later, cache(p) returns the set containing those assumption sets that have been sucient to imply p in previous calls of check. The procedure choose splitting formula heuristically chooses a formula to be used for case splitting. The call simplify(p; A 0) returns as its rst result a formula formed by simplifying p under the assumptions A0. The second result is the set of formulas in A0 that were actually used when simplifying p. sive simplication routine. Thus, even if slightly more case splitting is needed (resulting in more calls to simplify), the total CPU time used may be reduced.
The second reason is more subtle. Suppose we are checking the validity of a formula p that has a lot of shared structure when represented as a DAG. Our hope is that by caching intermediate results, the CPU time typically needed for validity checking grows with the size of the DAG of p, rather than with the size of its tree representation. This can be important in practice; for the DLX example (section 4.2) it is not unusual for the tree representation of a formula to be two orders of magnitude larger than the DAG representation. The more aggressive simplify is, the more the shared structure of p is lost during recursive case analysis, which appears to result in worse cache performance. We are continuing to experiment with dierent kinds of simplication strategies in our prototype implementation.
Unlike the algorithm in gure 2, our validity checker produces debugging information for invalid formulas. This consists of a satisable set of (possibly negated) atomic formulas that implies the negation of the original formula. When verifying a microprocessor, the debugging information can be used to construct a simulation vector that demonstrates the bug.
There is another important dierence between our current implementation and the algorithm in gure 2. Let (p 0 ; U 0 ) be the result of simplify(p; A 0 ). Contrary to the description in gure 2, in our implementation U 0 is not required to be a subset of A 0 . All that is required is that all of the formulas in U 0 are logically implied by A 0 , and that the equivalence of p and p 0 is logically implied by U 0 . As a result, something more sophisticated than subtracting out the sets fsg and f:sg must be done to compute a U that is weak enough to be logically implied by A (see gure 2). A second complication is that nding a cache hit requires checking sucient conditions for logical implication between sets of formulas, rather than just set containment. However, dealing with these complications seems to be justied since the cache hit ratio is increased by having simplify return a U 0 that is weaker than it could be if it had to be a subset of A 0 . We are still experimenting with ideas for balancing these issues more eciently.
Experimental Results
In this section, we describe empirical results for applying our verication method to a pipelined ALU [5] and a subset of the DLX processor [14] . 4 .1 Pipelined ALU
The 3-stage pipelined ALU we considered (gure 3) has been used as a benchmark for BDD-based verication methods [3, 4, 5, 6] . A natural way to compare the performance of these methods is to see how the CPU time needed for verication grows as the pipeline is increased in size by (for example) increasing its datapath width w or its register le size r. For Burch, Clarke and Long [4] the CPU time grew roughly quadratically in w and cubically in r. Clarke, Grumberg and Long [6] , using a simple abstraction provided by the user, demonstrated linear growth in both w and r. Sublinear growth in r and subquadratic growth in w was achieved by Bryant, Beatty and Seger [3] .
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Instruction inputs Fig. 3 . 3-stage pipelined ALU. If the stall input is true, then no instruction is loaded. Otherwise, the src1 and src2 inputs provide the address of the arguments in the register le, the op input species the ALU operation to be performed on the arguments, and the dest input species were the result is to be written.
In our verication method, the width of the data path and the number of registers and ALU operations can be abstracted away. As a result, one verication run can check the control logic of pipelines with any combination of values for these parameters. A total of 370 milliseconds of CPU time (running compiled Lucid Common LISP on a DECstation 5000/240) is required to do a complete verication run, including loading and compiling behavioral descriptions, automatically constructing the abstraction function and related expressions, and checking the validity of the appropriate formula. The validity checking itself, the primary bottleneck on larger examples, only required 50 milliseconds for the pipelined ALU.
DLX Processor
Hennessy and Patterson [14] designed the DLX architecture to teach the basic concepts used in the MIPS 2000 and other RISC processors of that generation.
The subset of the DLX that we veried had six types of instructions: store word, load word, unconditional jump, conditional branch (branch when the source register is equal to zero), 3-register ALU instructions, and ALU immediate instructions. As with the pipelined ALU described earlier, the specics of the ALU operations are abstracted away in both the specication and the implementation. Thus, our verication covers any set of ALU operations, assuming that the combinational ALU in the processor has been separately veried.
Our DLX implementation has a standard 5-stage pipeline. The DLX architecture has no branch delay slot; our implementation uses the \assume branch not taken" strategy. No pipelining is exposed in the DLX architecture or in our specication of it. Thus, it is the responsibility of the implementation to provide forwarding of data and a load interlock.
The interlock and the lack of a branch delay slot mean that the pipeline executes slightly less than one instruction per cycle, on average. This complicates \synchronizing" the implementation and the specication during verication, since the specication executes exactly one instruction per cycle. We address the problem in a manner similar to that used by Saxe et al. [20] . The user must provide a predicate on the implementation states that indicates whether the instruction to be loaded on the current cycle will actually be executed by the pipeline. While this predicate can be quite complicated, it is easy to express in our context, using internal signals generated by the implementation. In particular, our pipeline will not execute the current instruction if and only if one or more of the following conditions holds: the stall input is asserted, the signal indicating a taken branch is asserted, or the signal indicating that the pipeline has been stalled by the load interlock is asserted.
When internal signals are used in this way, it is possible for bugs in the pipeline to lead to a false positive verication result. In particular, the pipeline may appear correct even if it can get into a state where it refuses to ever execute another instruction (a kind of livelock). To avoid the possibility of a false positive, we automatically check a progress condition that insures that livelock cannot occur. The CPU time needed for this check is included in the total given below.
Our specication has four state variables: the program counter, the register le, the data memory and the instruction memory. If the data memory and the instruction memory are combined into one store in the specication and the implementation, then the verier will detect that the pipeline does not satisfy the specication for certain types of self-modifying code (this has been conrmed experimentally). Separating the two stores is one way to avoid this inappropriate negative result.
For each state variable of the specication, the verier constructs an appropriate formula and checks its validity. Since neither the specication nor the implementation write to the instruction memory, checking the validity of the corresponding formula is trivial. Checking the formulas for the program counter, the data memory and the register le requires 15.5 seconds, 34 seconds and 9.5 seconds of CPU time, respectively. The total CPU time required for the full verication (including loading and compiling the behavioral descriptions, etc.) is less than 66 seconds.
In another test, we introduced a bug in the forwarding logic of the pipeline. The verier required about 8 seconds to generate 3 counter-examples, one each for the three formulas that had to be checked. These counter-examples provided sucient conditions on a initial implementation state where the eects of the bug would be apparent. This information can be analyzed by hand, or used to construct a start state for a simulator run that would expose the bug.
Concluding Remarks
The need for improved debugging tools is now obvious to everyone involved in producing a new processor implementation. It is equally obvious that the problem is worsening rapidly: driven by changes in semiconductor technology, architectures are moving steadily from the simple RISC machines of the 1980s towards very complex machines which aggressively exploit concurrency for greater performance.
Although we have demonstrated that the techniques presented here can verify more complex processors with much less eort than previous work, examples such as our DLX implementation are still not nearly as complex as commercial microprocessor designs. We have also not yet dealt with memory systems and interrupts, which are rich source of bugs in practice.
It will be very challenging to increase the capacity of verication tools as quickly as designers are increasing the scale of the problem. Clearly, the computational eciency of logical decision procedures (in practice, not in the worst case) will be a major bottleneck. If decision procedures cannot be extended rapidly enough, it may still be possible to use some of the same techniques for partial verication or in a mixed simulation/verication tool. the specication and the implementation (gures 4 and 5). The pseudo-code in gures 4 and 5 is generated by simple syntactic transformations from the LISPlike description language that is used with our prototype verier. Notice that the pipelining of the ALU is completely abstracted away in the specication, but is quite explicit in the description of the implementation.
The two behavioral descriptions are automatically compiled into transition functions (gures 6 and 7). The transition functions are encoded by associating each state variable with an expression that represents how that state variable is updated each cycle. The expressions are in the logic of uninterpreted functions and equality described earlier. The concrete syntax for expressions in gures 6 through 10 is that used in our prototype verier, which is implemented in LISP.
The verier automatically produces an expression for the appropriate abstraction function (gure 8). The abstraction function and the transition functions are used to automatically produce expressions (gures 9 and 10) that correspond to the two sides of the commutative diagram in gure 1. The implementation is correct if and only if these expressions are equivalent, which can be automatically veried using the validity checker described earlier.
if stall then regfile' := regfile; else regfile' := write(regfile, dest, alu(op, read(regfile, src1) read(regfile, src2))); Notice that arg1 is updated with the next state (rather than the current state) value of either result or regle; this is necessary for data forwarding to work properly in the pipeline.
regfile: (ite stall regfile (write regfile dest (alu op (read regfile src1) (read regfile src2)))) Fig. 6 . Since the register le is the only state variable in the specication, the transition function has only one component, which is represented by the above expression. This expression is automatically compiled from a LISP-like version of the pseudo-code in gure 4.
regfile: (ite bubble-wb regfile (write regfile dest-wb result)) arg1: (ite (or bubble-ex (not (= src1 dest-ex))) (read (ite bubble-wb regfile (write regfile dest-wb result)) src1) (alu op-ex arg1 arg2)) (ite bubble-ex #1=(ite bubble-wb regfile (write regfile dest-wb result)) (write #1# dest-ex (alu op-ex arg1 arg2))) Fig. 8 . This expression represents the abstraction function from a pipeline state to a specication state (only one expression is necessary since the register le is the only component of a specication state). The \#1#" notation denotes the use of a subterm that was dened earlier in the expression by the \#1=" notation. This expression is computed automatically from the transition function of the pipeline; the user need only specify how many times to iterate the transition function to ush the pipeline (two times, for this example).
(ite stall #1=(ite bubble-ex #2=(ite bubble-wb regfile (write regfile dest-wb result)) (write #2# dest-ex (alu op-ex arg1 arg2))) (write #1# dest (alu op (read #1# src1) (read #1# src2)))) (ite stall #1=(ite bubble-ex #2=(ite bubble-wb regfile (write regfile dest-wb result)) (write #2# dest-ex #3=(alu op-ex arg1 arg2))) (write #1# dest (alu op (ite (or bubble-ex (not (= src1 dest-ex))) (read #2# src1) #3#) (ite (or bubble-ex (not (= dest-ex src2))) (read #2# src2) #3#)))) 
